Search results

Jump to: navigation, search
  • ...the core and SoC design due to soft (i.e. transient) errors and increased circuit variability. Hence, this workshop will focus on these exciting new directio * Ultra Low Power Circuit and Microarchitecture Design Techniques
    4 KB (584 words) - 23:27, 14 October 2008
  • ...echnological advancements to assure alignment with the needs of integrated circuit manufacturers, semiconductor equipment suppliers, software suppliers, senso
    5 KB (608 words) - 23:29, 14 October 2008
  • 2) VLSI and circuit techniques for embedded system design
    11 KB (1,352 words) - 00:33, 15 October 2008
  • ...terials, Bio-electromagnetics, Electromagnetic Compatibility, Circuits and Circuit Boards * Hybrid Methods (FE-BI/FDTD, FE-FV/Circuit Simulators/High-Frequency Techniques, Coupled-Physics FEM for RF-MEMS, etc.
    2 KB (190 words) - 23:39, 14 October 2008
  • and printed circuit board. Topics may range from bump and under bump metallurgy, impact models,embedded passives,equivalent circuit models,fullwave modeling,lead-
    7 KB (1,023 words) - 23:41, 14 October 2008
  • . Secure circuit design
    7 KB (1,010 words) - 13:49, 23 January 2009
  • | Title = European Conference on Circuit Theory and Design 2009 The 19th European Conference on Circuit Theory and Design will consist of tutorials, plenary lectures, regular, spe
    3 KB (404 words) - 15:01, 27 December 2015
  • * VLSI Circuit, architecture and Implementation for communications
    14 KB (1,518 words) - 13:01, 18 January 2009
  • Antenna and Circuit
    2 KB (210 words) - 13:01, 18 January 2009
  • * image understanding * neural circuit models
    8 KB (1,092 words) - 13:33, 18 January 2009
  • ...sets, etc. or the technical content?CE's take some of the microelectronic circuit courses EE's do but they also take more programming and computer architectu
    1 KB (235 words) - 01:02, 17 November 2012
  • - Asynchronous and synchronous circuit techniques
    5 KB (646 words) - 17:06, 27 February 2009
  • ...igital circuits at switch and/or at logic level; Hardware accelerators for circuit-level simulation; Hardware accelerators for logic simulation; Distributed s
    38 KB (4,832 words) - 17:07, 27 February 2009
  • * FPGA Circuit Design: Novel FPGA circuits and circuit-level techniques, impact of process and design technologies, methods for an
    5 KB (632 words) - 11:32, 2 August 2009
  • Antenna and Circuit
    2 KB (230 words) - 11:32, 2 August 2009
  • Analogue and digital circuit design
    6 KB (670 words) - 12:28, 10 January 2010
  • * Analogue and digital circuit design
    6 KB (704 words) - 13:01, 27 March 2020
  • Very enlightening and beneficial to someone whose been out of the circuit for a long time.
    8 KB (1,281 words) - 17:11, 9 April 2012
  • and circuit technologies, simulation and synthesis tools, to system operate at the circuit/gate level, RT level, behavioral level, and
    7 KB (890 words) - 20:45, 10 February 2010
  • ...This workshop has formed a long-standing community for various analog VLSI circuit specialists from both industry and academia worldwide, and promoted active
    3 KB (417 words) - 16:47, 29 May 2016

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)